UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 19859

6.3i UniSim, Simulation - DCM does not lock during Verilog simulation when the CLKIN is "1" at time 0 (XAPP677)

描述

Keywords: UniSim, simulation, ModelSim, NC-Verilog DCM, lock, VCS, Verilog

Urgency: Standard

General Description:
DCM does not lock during Verilog simulation when the CLKIN is "1" at time 0. This problem can be seen when simulating the reference design in (Xilinx XAPP677): "300-Pin MSA Bit-Error Rate Tester for the ML10G Board and RocketPHY Transceiver."

解决方案

This problem has been fixed in the latest 6.3i Service Pack available at:
http://support.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 6.3i Service Pack 1.
AR# 19859
日期 11/18/2008
状态 Archive
Type 综合文章
的页面