We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20044

XtremeDSP Development Kit-II - Why does the BIST (Built-In Self-Test) fail with the following error: "On board reset test failed"?


When I run the BIST (Built-In Self-Test), the following message is included in the log file: 


"Resets Enabled 

ClkA: Actual frequency is 80.000000 MHz. 

ClkB: Actual frequency is 40.000000 MHz. 

Configuring the Clock FPGA with C:\Program Files\FUSE\XtremeDSP Development Kit-II\BIST\01010093\osc_clock_2v80.bit 

Configuring the User FPGA with C:\Program Files\FUSE\XtremeDSP Development Kit-II\BIST\01040093\host_interface_676.bit 

Resets Disabled 

All resets toggled 

Checking the Resets 

Checking the on board reset... 

On board reset test failed!"


Xilinx recommends that you unplug the BenADDA daughter card, and reattach it to make sure that the connections did not come loose during shipping. 


If this does not resolve the issue, open a case with the Xilinx Technical Support at: 


AR# 20044
日期 05/16/2014
状态 Archive
Type 综合文章