We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20091

6.3i PAR - "ERROR:DesignRules:579 - Netcheck: The signal "xxxx" was found routed with nodes in two route area."


Keywords: Partial, Reconfiguration, DRC, active, module, implementation

During the Active Module Implemetation Stage of Partial Reconfiguration, errors similar to the following are found in the PAR report:

"ERROR:DesignRules:579 - Netcheck: The signal bm_lt_r2l_bm0<0> was found
to be routed with nodes in two route area. This is not permitted for
Modules in partial reconfiguration mode."


This problem has been fixed in the latest 6.3i Service Pack available at:
The first service pack containing the fix is 6.3i Service Pack 3.
AR# 20091
日期 10/23/2008
状态 Archive
Type 综合文章