描述

Why do I get an error in Synplify when synthesizing with HDL Language set to Verilog and using the FIFO Block with type "Embedded FIFO" (FIFO16)?

解决方案

This problem is due to the way the "defparam" parameters are written in the Verilog code. 

You can work around the problem by using XST. 

This problem has been fixed in System Generator for DSP 8.1.