We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20377

6.3.2 NGDBuild - 'NgdBuild:466 - input pad net 'bHD_DAT' has illegal connection"


Keywords: error, NGDBuild, ngdbuild, 466, illegal, connection

Urgency: Low

General Description :
When IFDDRR and FDCE are instaniated on the same net, NGDBuild fails with the following error.

"ERROR:NgdBuild:466 - input pad net 'XXX' has illegal connection. Possible
pins causing this are:pin D on block XXX with type FDCE"


The IFDDRR components consist of one input buffer and two identical flip-flops (FDCPE). When FD flip-flop is also instaniated, the handling of IBUF for this flip-flop causes the tools to error out. A change request is filed against this.

To work around this issue, you can use two FD components to create the DDR flip-flop.
AR# 20377
日期 02/21/2007
状态 Archive
Type 综合文章