We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20442

6.3i SP3 - Module-Based Partial Reconfiguration designs targeting small Virtex-II devices cause a segmentation fault in PAR


Keywords: 6.2i, seg, core, dump, error, PR, Modular, design, PAR

Urgency: Standard

General Description:
When running assembly on a partial reconfiguration design targeting an XC2V40 or XC2V80, a segmentation fault is seen in PAR.


This is a Known Issue with Module-Base Partial Reconfiguration Designs targeting these small Virtex-II parts. To work around this issue, try to move the area group boundary away from the middle of the device so that it does not dissect the location of the BUFGs.

This issue will be resolved in a future release of the software.
AR# 20442
日期 02/10/2007
状态 Archive
Type 综合文章