UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20480

10.1 ISE - "ERROR:16 - <file_name>.vhd Line <##>. Circular hierarchy reference found. Breaking cycle at module 'or_tree'."

描述

A VHDL file is added to a project, and the following error occurs:

"ERROR:16 - <file_name>.vhd Line <##>. Circular hierarchy reference found. Breaking cycle at module 'or_tree'."

The file is eventually added to the Project Navigator and is synthesizable. However, every time the file is changed and then saved, the error message occurs.

解决方案

The VHDL parser that Project Navigator uses is not able to handle Recursive VHDL. However, the error message occurs only the first time the file is saved. Project Navigator will correctly pass the VHDL file(s) to XST. XST is able to synthesize projects containing recursively called source files, as a recursive situation guarantees that the design unit being instantiated is already compiled.

See also (Xilinx Answer 19839).

AR# 20480
日期 05/13/2010
状态 Archive
Type 综合文章
的页面