UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20572

LogiCORE MAC FIR v5.0 - Why does the Interpolation MAC FIR's behavioral simulation fail with block RAM address errors, "Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated" or "Warning: Undefined input ADDRB. Setting output DOUTB to X"?

描述

Keywords: LogiCORE, MACC, MAC, FIR, behavioral, interpolation, simulation, BRAM, error

Why does the Interpolation MACC FIR's behavioral simulation fail with block RAM address errors, "Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated" or "Warning: Undefined input ADDRB. Setting output DOUTB to X"?

e.g.
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
# Time: 0 ps Iteration: 0 Instance: /mac_fir_interpolate_tb_nty/mac_fir/bu330/a0
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
# Time: 0 ps Iteration: 0 Instance: /mac_fir_interpolate_tb_nty/mac_fir/bu304/a0
...
# ** Warning: Undefined input ADDRB. Setting output DOUTB to X
# Time: 87500 ps Iteration: 4 Instance: /mac_fir_interpolate_tb_nty/mac_fir/bu324
# ** Warning: Undefined input ADDRB. Setting output DOUTB to X
# Time: 100 ns Iteration: 4 Instance: /mac_fir_interpolate_tb_nty/mac_fir/bu324

解决方案

The above errors will occur only during behavioral simulation, if the clock starts with a rising edge at time zero (0ns).

To solve this problem, you should change the clock so that a rising transition does not occur at time zero.
AR# 20572
日期 04/01/2009
状态 Archive
Type 综合文章
的页面