You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Synopsys Design Compiler - "Report_timing" asks for Design Time, technology license.
Keywords: report_timing, report, timing, Design Time, technology license
When I execute a "report_timing" command, the Design Compiler issues an
error such as:
Error: Unable to obtain a "Design Time" or technology license.
This error does not occur if you have either an FPGA Compiler license or a Design
Time license. This was a bug in Synopsys version 3.0b that was fixed in 3.0c.
This error only occurs if you have the following license:
Design Compiler with FPGA Option