We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20641

6.3 EDK - "FATAL_ERROR:MDT:Portability/export/Port_Main.h:127:1.60 occurs during synthesis (PlatGen)"


Keywords: XST, FSL, IP, System, Generator, export, import

Urgency: Standard

General Description:
The following fatal error occurs in a design containing FSL IP exported from the System Generator:

NOTE: Error does NOT occur in every IP exported by SysGen.

"FATAL_ERROR:MDT:Portability/export/Port_Main.h:127:1.60 - This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com. If you need further assistance, please open a Webcase by clicking on the "WebCase" link at http://support.xilinx.com
make: *** [implementation/microblaze_0_wrapper.ngc] Error 1"


The Platform Generator calls xst.dll to run synthesis and in some cases this DLL causes some memory corruption.

To work around this issue, you must bypass xst.dll and call the XST executable directly. To do this, change the IMP_NETLIST option in the .mpd file to "OPTION IMP_NETLIST=FALSE". This will move synthesis from PlatGen into the <proj>/synthesis/synthesis.sh batch file.

NOTE: Beginning in the 7.1i release, PlatGen will call the XST executable directly.
AR# 20641
日期 04/12/2007
状态 Archive
Type 综合文章