We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20643

7.1i ISE - NPL Error: "Can't load properties in task 'xilxTriStateBuffTXMode' while restoring strategy 'Normal' when migrating project to 7.1i format"


Keywords: open TX, MAP option, conversion, Virtex-4, Spartan-3, Spartan-3E

Urgency: Standard

General Description:
When I migrate (open) a project from 6.xi (NPL format) in ISE 7.1i, the following error occurs:

"NPL Error: Can't load properties in task 'xilxTriStateBuffTXMode' while restoring strategy 'Normal'."


You can safely ignore this error message. Select OK in the message box and continue design work in the 7.1i ISE design tools.

This message refers to the "3-state Buffer Transformation Mode" MAP property. If you are using a 6.1i project with the MAP property "3-state Buffer Transformation Mode" set and the project targets a Virtex-4, Spartan-3, or Spartan-3E device, this error message will appear at the end of 6.1i to 7.1i project migration.

Since Virtex-4, Spartan-3, and Spartan-3E devices do not contain internal 3-state buffers, this property did not make sense and was removed from the 7.1i design tools. In 6.1i, the -tx switch had no effect for these devices, so the design implementation is not affected.
AR# 20643
日期 12/12/2006
状态 Archive
Type 综合文章