We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20793

LogiCORE PCI Express - Back annotated timing simulation does not seem to work. The core will not train.


General Description: 

When I perform back annotated timing simulation with the PCI Express Core, simulation does not work. Why?


During training, there are multiple millisecond time-outs in the LTSSM. For more information on this, please review section 4.2.6 of the PCI Base Specification v1.0a. For example, in some states polling takes up to 24 ms to complete. If the time-outs from each state are added, the training time becomes extremely long from a simulator's perspective. Once the design is placed on the board, training occurs as you would normally expect.  


For information regarding functional simulation, see (Xilinx Answer 18530).

AR# 20793
日期 05/19/2014
状态 Archive
Type 综合文章