We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20805

11.1 EDK Base System Builder (BSB) - PowerPC JTAG signals brought to user I/O in a BSB-created design should be pulled up in the UCF


When bringing the PowerPC JTAG signals to user I/O in a design created with Base System Builder, the PULLUP constraint is not placed on the JTAG signals in the UCF. Problems can result when there is no connection to the JTAG signals because they are left floating.


When you use the option in BSB to bring the CPU JTAG signals to user I/O, edit the UCF to add the PULLUP constraint to these signals.

For example, if a design created in BSB creates the user I/O ports:

PORT fpga_0_cpudbg_0_INV_Op1_pin = fpga_0_cpudbg_0_INV_Op1, DIR = INPUT, VEC = [0:0]

PORT fpga_0_ppc405_0_C405JTGTDO_pin = fpga_0_ppc405_0_C405JTGTDO, DIR = OUTPUT

PORT fpga_0_ppc405_0_JTGC405TDI_pin = fpga_0_ppc405_0_JTGC405TDI, DIR = INPUT

PORT fpga_0_ppc405_0_JTGC405TCK_pin = fpga_0_ppc405_0_JTGC405TCK, DIR = INPUT

PORT fpga_0_ppc405_0_JTGC405TMS_pin = fpga_0_ppc405_0_JTGC405TMS, DIR = INPUT

PORT fpga_0_ppc405_0_JTGC405TRSTNEG_pin = fpga_0_ppc405_0_JTGC405TRSTNEG, DIR = INPUT

add the following constraints in "sysmem.ucf" (found in the data directory):

Net fpga_0_cpudbg_0_INV_Op1_pin PULLUP;

Net fpga_0_ppc405_0_JTGC405TDI_pin PULLUP;

Net fpga_0_ppc405_0_JTGC405TCK_pin PULLUP;

Net fpga_0_ppc405_0_JTGC405TMS_pin PULLUP;

Net fpga_0_ppc405_0_JTGC405TRSTNEG_pin PULLUP;

AR# 20805
日期 12/15/2012
状态 Active
Type 综合文章