UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20891

6.3 EDK_XPS - Base System Builder and Clock combination limitation

描述

Keywords: GUI, frequency

Urgency: Standard

General Description:
I am using the Base System Builder to create my project in EDK. My project's reference clock is different from the setting provided in the GUI. The Base System Builder Configure Processor GUI screen is restrictive.

How can I create my own clock combination?

解决方案

The Base System Builder is a wizard that is designed to help you create your system. It does not cater to every possible combination of system, so not all clock combinations are included.

If your system requires a different set of working frequencies, you can use the Dcm_modules to configure the DCM to meet your specific system requirements.
AR# 20891
日期 04/12/2007
状态 Archive
Type 综合文章
的页面