We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20960

LogiCORE PCI Express - What happens to unused MGTs when a x4 design is plugged into an x1 slot


General Description: 

When using the x4 Xilinx PCI Express Core, what happens to the three unused MGTs when a x4 card is plugged into an x1 slot?


The core negotiates the lane width and recognizes that it is communicating only on 1 lane. The core asserts TXINHIBIT to the other three MGTs causing TXN to be high and TXP to be low.  


For more information on the behavior of TXINHIBIT, see the RocketIO User Guide. 


AR# 20960
日期 05/20/2014
状态 Archive
Type 综合文章