UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 20965

7.1i Timing - PCIIOB CLK->TFF->PCI Tiockon+Tiopci delay disabled

描述

General Description:

When I perform a timing analysis in the previous version of the software, I would see the delay type of Tiockon+Tiopci delay in the timing report. In the current version of the software, I no longer see this delay. Why is this the case?

解决方案

This timing delay type has been disabled by default in 7.1i, but it can be turned back on with the following syntax in the UCF:

ENABLE = Tiockon+Tiopci;

AR# 20965
日期 01/18/2010
状态 Archive
Type 综合文章
的页面