We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21050

7.1i XST - XST removes block with no outputs, legitimate module


Keywords: black, box, empty, instantiate, lower, level, inputs, optimize

When instantiating a lower level module that has inputs and no outputs (a STARTUP_VIRTEXx or ICAP_VIRTEXx for example), XST does not retain them and optimizes them away.


To work around this issue, you can create a dummy output port on that module and place a keep constraint on the port as shown in the following examples:


entity no_outputs
port (a, b : in std_logic;
dummy : out std_logic);

attribute keep : string;
attribute keep of dummy : signal is "true";

end entity;


module no_outputs (a, b, dummy);
input a, b;
output dummy;
//synthesis attribute keep dummy "true"

This issue is fixed in ISE 8.1i.
AR# 21050
日期 01/07/2009
状态 Archive
Type 综合文章