We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21447

Virtex-4 - Invalid configuration of the OSERDES with single-ended I/O standards when data width is greater than six


I am using a OSERDES with the data width set to eight and have assigned a Complementary Single-Ended I/O standard to the pin, but the following error occurs:

"ERROR:LIT:383 - A complementary single-ended output standard cannot be used in

conjunction with an OSERDES where data width is set to greater than 6. For

OSERDES symbol "SymbolName" DATA_WIDTH is set to 8 and the

IOSTANDARD associated with the OQ pin is (CSE I/O standard being assigned)."

Is this a valid error?


Yes, this is a valid error.

If the data width is greater than six, a slave OSERDES block must be used for width expansion. The I/O associated with the slave OSERDES in an I/O tile cannot be used if the OSERDES block is being used. This causes problems because complementary single-ended (CSE) I/O standards must use both IOBs in the tile. For more information on this, please refer to UG070.

AR# 21447
日期 12/15/2012
状态 Archive
Type 综合文章