UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21479

LogiCORE Digital Up Converter (DUC) v1.3 - Why do I get an error about the input width being larger than the output width of the summation adders in the output of the DUC?

描述

Why do I get an error about the input width being larger than the output width of the summation adder in the output of the DUC?

解决方案

This is fixed in v1.4 of the Digital Up Converter (DUC).

AR# 21479
日期 05/19/2014
状态 Archive
Type 综合文章
的页面