We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21531

7.1i Virtex-4 PAR - Placer has difficulty finding legal placement of block RAM driven by two BUFRs


Keywords: BRAM, BLKRAM, unrouted

Urgency: Standard

General Description:
A case has been seen where a block RAM with two clocks driven by BUFRs was placed in an unroutable configuration.

BUFR clock buffers have the restriction that they can only reach clock loads in the same or vertically adjacent clock region. The placer is currently unable to handle the situation of a single component driven by two BUFR clocks where the location of both BUFRs must be accounted for. This situation is most likely to be encountered with block RAM components.


To work around this issue, lock the location of all components driven by the two BUFRs along with the BUFRs. A change is planned for version 8.1i where the placer will print an error message regarding this limitation.
AR# 21531
日期 10/23/2008
状态 Archive
Type 综合文章