UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21653

8.1 CPLDFit - The fitter report equations in VHDL are missing CE port connection

描述

General Description: 

The fitter report equations in VHDL for the FDCPE and FTCPE are missing a port connection. The legend shows that these components have six ports; however, the equations show five. How do I identify which signals connect to which ports?

解决方案

The port connection that is missing is the Clock Enable (CE) connection. If a CE is used, six ports are shown. If a CE is not used, only five are shown and you can assume that the CE is '1'. 

 

This issue will be fixed in a future release of the design tools.

AR# 21653
日期 05/08/2014
状态 Archive
Type 综合文章
的页面