We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21677

7.1i EDK - An EDK design with a floating point unit (FPU) fails in Virtex, Virtex-E, Spartan-II and Spartan-IIE


Keywords: MicroBlaze, mult18x18, multiplier

Urgency: Standard

General Description:
When targeting a Virtex, Virtex-E, Spartan-II or Spartan-IIE MicroBlaze design with an FPU NGDBuild, the following error message occurs:

ERROR:NgdBuild:604 - logical block
'microblaze_0/microblaze_0/Data_Flow_I/fpu_I1/Mul_1_1' with type 'MULT18x18S'
could not be resolved. A pin name misspelling can cause this, a missing edif
or ngc file, or the misspelling of a type name. Symbol 'MULT18x18S' is not
supported in target 'spartan2e'.


This is an oversight of the DRC, as the FPU was never intended to support FPGAs without the embedded multiplier (mult18x18).

This problem has been fixed in the latest 7.1i EDK Service Pack available at:
The first service pack containing the fix is 7.1i EDK Service Pack 2.
AR# 21677
日期 04/16/2007
状态 Archive
Type 综合文章