UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21683

9.1i PAR - "ERROR:Pack:12 - The RLOC value of X16Y30 on component..." occurs when I use EDK

描述

When I target the smaller Virtex-4 FX parts, MicroBlaze has a hard time fitting into the device, and PAR generates an error similar to the following: 

 

"ERROR:Pack:12 - The RLOC value of X16Y30 on component 

microblaze_0/microblaze_0/MFS_Reg_Sel<0> in RPM microblaze_0 creates a macro 

that is too large for the device. Use a bigger device."

解决方案

To resolve this issue, add the following line to the system.ucf file: 

 

INST "microblaze_0/microblaze_0/*" USE_RLOC=FALSE; 

 

NOTE: Disabling the RLOCs reduces the FMax of MicroBlaze when many features of MicroBlaze are turned on. On a base MicroBlaze with no or very few features turned on, disabling RLOCs can improve performance.

AR# 21683
日期 05/19/2014
状态 Archive
Type 综合文章
的页面