UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2195

JTAG - Are update latches and data registers reset in the Test Logic Reset state?

Description

General Description:

What happens to update latches and data/instruction registers of the boundary scan circuitry when the device enters the Test-Logic-Reset state? Are they set or reset?

解决方案

When the device enters the Test-Logic-Reset state, the BYPASS instruction becomes the current instruction; hence, the instruction register and update latches are set (output High).

The 1-bit BYPASS register is selected by the BYPASS instruction. You may shift out the data in this register by performing the shift-DR instruction.

AR# 2195
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章