UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 21991

14.x Timing Analyzer - Why is skew reported between two unrelated clocks?

描述

Why is skew reported between two unrelated clocks for a FROM/TO constraint or a functionally similar constraint?

解决方案

Timing Analyzer reports the skew between two clocks even if the clocks are unrelated.

If the clocks are unrelated, you can use the DATAPATHONLY keyword for the FROM:TO constraints because it ignores the clock skew.

AR# 21991
日期 12/15/2012
状态 Active
Type 综合文章
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less
的页面