We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22014

LogiCORE FIFO Generator - Does not allow you to select full width of data count


When using FIFO Generator Core, the allowed data count width is less than it should be.

For example:

If you select the FIFO depth to be 16, you will need 5-bits to represent the full span of data count. However, the allowed data count width is only 1 to 4. You are not able to select 5 for the data count width.


If you concatenate FULL flag with DATA_COUNT, you will get a counter that spans the entire range that you need. The DATA_COUNT bits will count the number of words in the FIFO. However, when it is FULL or EMPTY, the DATA_COUNT value will be all 0s. Therefore, you need a way to differentiate between FULL and EMPTY. You can use the FULL flag for this purpose.

AR# 22014
日期 12/15/2012
状态 Active
Type 综合文章