UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22020

8.1i EDK - An error occurs when I run compedklib with ModelSim 6.1 or ModelSim 6.1a

描述

When I run compedklib with ModelSim 6.1 or ModelSim 6.1a, the following error occurs:

" vcom -93 -quiet -force_refresh -work opb_ethernet_v1_02_a

** Fatal: Unexpected signal: 11.

** Error: libs/opb_ethernet_v1_02_a/dacheck/implementation.dat(320): VHDL Compiler exiting"

解决方案

The error is the result of a change made in ModelSim 6.1 and ModelSim 6.1a.

This error is fixed in ModelSim 6.1b.

AR# 22020
日期 12/15/2012
状态 Active
Type 综合文章
的页面