We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22029

LogiCORE Dual Port Block Memory v6.3 - Mismatch on both DOUTA and DOUTB for the DPBLKMEM for V-4 using NCSIM


General Description: 

When simulating Dual Port Block Memory v6.3, targeting the Virtex-4 family and using NCSIM LDV 5.1 simulator, I receive the following ERROR message: 



ncsim> run 

ASSERT/ERROR (time 1400 NS) from process :compare_output1 (architecture work.testbench:xilinx) 

VHDL ( 01 ) /= Netlist ( 11 ) on DOUTA 

Assertion at 1400 NS + 1 

./svg_tb_blkmemdp_v6_3.vhd:1583 ASSERT doutavhdl = doutanetlist 

ncsim> exit 



This issue occurs when you target the Virtex-4 family, with the SDF file, and use NCSIM. 


It does not occur with the Virtex-II family or when you run the simulation without the SDF file. 


This issue is still under investigation. If you encounter this issue and need assistance, please, contact Xilinx technical support.

AR# 22029
日期 05/19/2014
状态 Archive
Type 综合文章