We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22114

8.1i CPLD TAEngine - "WARNING:Cpld:301 - Can not open the GYD file designname.gyd"


General Description: 

During implementation, an error message similar to the following occurs: 


"Generating Stamp model files <edif_file_name>.mod, edif_file_name.data ... 

WARNING:Cpld:301 - Can not open the GYD file toplevel.gyd. The pin numbers will 

not be available in the stamp model file. 

toplevel.mod has been created. 

toplevel.data has been created."


The problem is that the EDIF file name differs from the top-level hierarchy name.  


If you need the Stamp model, then rename the EDIF file to the top-level hierarchy name and re-run the implementation process. If you do not need the Stamp model (a file for board-level simulation, as opposed to chip-level simulation), then this warning may be safely ignored. 


This will be fixed in the next major release of the software.

AR# 22114
日期 05/08/2014
状态 Archive
Type 综合文章