We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22303

LogiCORE Packet Queue v1.1 - Release Notes and Known Issues for Packet Queue Core


This Release Note is for the Packet Queue Core released in the 8.1i IP Update 1, and contains the following:  
- Known Issues  
For installation instructions and design tools requirements, see (Xilinx Answer 22155).


Known Issues in v1.1  
(Xilinx Answer 22687) Asynchronous write and read clocks not supported  
(Xilinx Answer 22688) Rewind functionality not supported 
(Xilinx Answer 22785) Packet is acknowledged but not read out  
(Xilinx Answer 22786) WR_SRC_DSC can cause data corruption  
(Xilinx Answer 22787) RD_DST_DSC allows unavailable packets to be scheduled 
(Xilinx Answer 22686) Simulation execution error detected: array shape mismatch - no matching element  
(Xilinx Answer 22669) ModelSim Error: "Formal "init" length is XX; string literal length is YY"  
(Xilinx Answer 22681) Core stops responding when writing large packets  
(Xilinx Answer 22682) Flushing the packet being read causes data corruption  
(Xilinx Answer 22685) Flushing too many packets causes data corruption  
(Xilinx Answer 22689) Can I automatically flush packets as they are read?
AR# 22303
日期 05/19/2014
状态 Archive
Type 综合文章