UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22374

LogiCORE Viterbi Decoder - If my input data is very regular and I do not see the expected Bit Error Rate, what can I do?

描述

Keywords: Viterbi, Convolutional, error, correction, regular, BER

If my input data is very regular and I do not see the expected Bit Error Rate, what can I do?

解决方案

The Viterbi traceback can become lost if the input data is too regular. The recommendation is to add the "Best State" option to the core so that it will start from an optimal state and improve the Bit Error Rate (BER) performance.

Please see (Xilinx Answer 29448) for a detailed list of LogiCORE Viterbi Decoder Release Notes and Known Issues.

AR# 22374
日期 09/23/2009
状态 Archive
Type 综合文章
的页面