UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22380

Precision - "Error: File "tenths.vhd", Line 33: Unsupported Clocking Style: Dual edge for clock 'CLOCK' is not supported."

描述

Keywords: synthesis, CoolRunner

Urgency: Standard

General Description:
How can I infer the dual-edge flip-flop available in the CoolRunner-II parts?

解决方案

Precision currently does not support HDL code that would infer a dual-edge triggered flip-flop. The only solution is to instantiate the dual-edge triggered flip-flop primitive for the CoolRunner-II device:

VHDL:

component FDD
port (
Q : out STD_LOGIC;
C: in STD_LOGIC;
D : in STD_LOGIC
);
end component;

:
;

u1 : FDD port map (D => din, C => dual_edge_clock, Q => qout);


Verilog

FDD u1 (.D(din), .C(dual_edge_clock), .Q(qout));

AR# 22380
日期 04/30/2007
状态 Archive
Type 综合文章
的页面