You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
7.1i NetGen - Incorrect simulation model generated for ODDR Tristate control primitive
This issue affects only the ODDR primitive when used for Tristate control and with the "same edge" attribute attached.
This issue is fixed in ISE 8.1i Service Pack 3.