UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22476

7.1i SimPrim, Timing Simulation - Fatal: (vsim-3420) Array lengths do not match Left is <width>. Right is <width>

描述

Keywords: VHDL, RAMB, SimPrim, -bp, MAP, pack, NetGen, ModelSim

Urgency: Standard

General Description:
When I run a timing simulation, I receive the following error when trying to load the design in ModelSim:

"# ** Fatal: (vsim-3420) Array lengths do not match. Left is <width>. Right is <width>."

解决方案

This is a problem with the -bp switch in MAP. The correct INIT strings are not being passed when mapping unused slice logic to block RAMs.

To work around this issue, do not use the -bp switch with MAP.

This issue is fixed in ISE 8.1i.
AR# 22476
日期 10/16/2008
状态 Archive
Type 综合文章
的页面