UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22550

7.1i PAR - "ERROR:DesignRules:576 - Netcheck: The signal <x> has a sigpin on the comp <y> that is not in the same route area..."

描述

Keywords: PlanAhead, DRC, fixed, modular

Urgency: Standard

General Description:
When running PAR in a Module-based Partial Reconfiguration flow, I receive the following error:

"ERROR:DesignRules:576 - Netcheck: The signal <x> has a sigpin on the comp <y> that is not in the same route area as another sigpin of the same signal. This is not permitted for Modules in partial reconfiguration mode unless the signal has the property IS_BUS_MACRO."

解决方案

This error occurs when signals attempt to route across a reconfigurable module boundary without going through a bus macro. Please ensure that any signal crossing the reconfigurable module goes through a bus macro.
AR# 22550
日期 10/23/2008
状态 Archive
Type 综合文章
的页面