UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22811

8.1i XST - XST produces a warning " WARNING:Xst:647 - "unable to assign to aggregate signals, and writes out incorrect logic

描述

XST is unable to assign a value to aggregate signals of record type.

Example that does not work:

architecture a of bug is

type t is record

q : std_logic_vector(15 downto 0);

end record;

signal s : t;

begin

s <= ( q => d ); -- line to change

q <= s.q;

end a;

解决方案

XST generates incorrect logic for this design.

To work around this issue, rewrite this code as below:

architecture a of bug is

type t is record

q : std_logic_vector(15 downto 0);

end record;

signal s : t;

begin

s.q <= d; -- line changed

q <= s.q;

end a;

This issue will be fixed in ISE 8.2i.

AR# 22811
日期 12/15/2012
状态 Active
Type 综合文章
的页面