UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 22858

8.1i ISE - Synthesis completes without errors, but Project Navigator reports "Process 'Synthesize' failed"

描述

Keywords: XST, process, synthesis, VHDL, status, red x

Although a synthesis process completes without errors, my design fails and Project Navigator reports:

"Process 'Synthesize' failed."

However, there is no indication what the problem is.

解决方案

This issue occurs in VHDL designs if the entity and architecture names are written in different cases:

For example:

entity MY_TOP is
port (
in_a : in std_logic;
in_b : in std_logic;
out_x : out std_logic;
);
end MY_TOP
;

architecture design1 of My_top is
.
.
.

To work around this issue, change the name of either the entity or architecture so that the cases match.

This issue will be fixed in Service Pack 3 for ISE 8.1i, which is scheduled for release in March, 2006.
AR# 22858
日期 03/26/2008
状态 Archive
Type 综合文章
的页面