UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23001

LogiCORE PCI-X - How does the PM_STAT[47:0] output signal map to Power Management registers?

描述

How does the PM_STAT[47:0] output signal from the PCI-X Core map to Power Management registers?

解决方案

The PCI-X Core supports the Power Management Register Block as shown in Figure 3-3 of PCI Bus Power Management 

Interface Specification v1.2. This register is also shown here: 

 

Power Management Register Block
Power Management Register Block
 

 

The PM_STAT47:0] Core output signal is mapped to the Power Management Register Block as follows: 

 

PM_STAT[47:40] - Data 

 

PM_STAT[39:32] - PMCSR_BSE Bridge Support Extensions 

 

PM_STAT[31:16] - Power Management Control/Status Register (PMCSR) 

 

PM_STAT[15:0] - Power Management Capabilities (PMC)

AR# 23001
日期 05/20/2014
状态 Archive
Type 综合文章
的页面