UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23087

8.1i Timing Anlayzer/TRCE - Clock uncertainty being analyzed in hold time on global clock

描述

When I do timing analysis on my design, I receive a hold violation on a global or BUFG clock. The Clock Uncertainty value is non-zero and results in the hold violation. A hold analysis on a global clock should not include clock uncertainty. When will this be fixed?

解决方案


This problem has been fixed in the latest 8.1i Service Pack available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 8.1i Service Pack 3.
AR# 23087
日期 10/26/2011
状态 Archive
Type 综合文章
的页面