UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23205

8.1 System Generator for DSP - Why do I get all zeros on my output in my post-MAP or post-PAR HDL simulation, while behavioral and post-translate HDL simulations are fine?

描述

Why do I get all zeros on my output in my post-MAP or post-PAR HDL simulation, while behavioral and post-translate HDL simulations are fine?

解决方案

This is due to a known bug in System Generator. System Generator fails to find an appropriate clock signal for simulation purposes in a generated HDL file. The problem is indicated in Xilinx SimPrim/UniSim blocks with a clock pin driven by a steady state source, which can occur with zero latency DSP48 blocks, multipliers etc. You can currently work around the problem by adding latency to the DSP48 blocks (or other affected blocks) in your design. 

 

This will be fixed in System Generator for DSP 8.2, scheduled for release in July 2006.

AR# 23205
日期 05/20/2014
状态 Archive
Type 综合文章
的页面