We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23423

8.2i Virtex 5, Cross-Probing - The complete path is not shown in Floorplan-Implemented tab


When I select a path from the Timing tab or the timing report, after launching Analyze Post-Place & Route Static Timing, and right-mouse-click Cross-Probe to Floorplan-Implemented, the complete path is not shown in the Floorplan-Implemented tab.


To work around this issue, use Floorplanner or FPGA Editor to view the paths.

This problem has been fixed in the latest 8.2i Service Pack available at:

The first service pack containing the fix is 8.2i Service Pack 1.

AR# 23423
日期 01/18/2010
状态 Archive
Type 综合文章