AR# 2435

12.1 Timing Closure - Zero (0) or fewer than expected paths or items are analyzed for a TIMESPEC that should apply to valid paths in my design

描述

Timing Analyzer reports that it analyzed zero (0) or fewer than expected paths or items for a TIMESPEC that should apply to valid paths in my design.

解决方案

Generally, three different situations could cause this issue:

Multiple timing constraints in the design are overlapping, causing some constraints to take precedence over others.
All or some of the paths covered by one constraint are also covered by other, high-priority constraints, completely overriding the original constraint.
The source or destinations are invalid.

The TIMESPEC Interaction (TSI) Report is useful for determining which paths are covered by particular constraints. The TSI option is available only through Trace (TRCE), on the command line. The following is an example of the command:

trce -tsi the_tsi_report design.ncd design.pcf

本答复记录是否对您有帮助？

AR# 2435
日期	05/15/2012
状态	Active
Type	已知问题
器件	Virtex-4 FX Virtex-4 LX Virtex-4 QPro/R More Virtex-4 SX Virtex-5 FXT Virtex-5 LX Virtex-5 LXT Virtex-5 SXT Virtex-5 TXT Virtex-5Q Virtex-6 CXT Virtex-6 HXT Virtex-6 LX Virtex-6 LXT Virtex-6 SXT Spartan-3 Spartan-3 XA Spartan-3A Spartan-3A DSP Spartan-3AN Spartan-3E Spartan-6 LX Spartan-6 LXT Less

的页面

AR# 2435

12.1 Timing Closure - Zero (0) or fewer than expected paths or items are analyzed for a TIMESPEC that should apply to valid paths in my design

描述

解决方案

应用

产品

开发者专区

技术支持

关于 Xilinx