UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24678

Virtex-4 GT11 SmartModel Simulation - TX serial output skewed in SimPrims Timing simulation

描述

In 9.1i design tools and earlier, when using multiple GT11s configured for Low-latency buffered mode with channel deskew, a significant skew of about 20 UI can sometimes be seen between the TX serial pins of different GT11s in timing simulation.

解决方案

A work-around is currently being investigated for this issue.  

 

To check on the current status of this issue, contact Xilinx technical support at:  

http://www.xilinx.com/support/techsup/tappinfo.htm.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
33302 LogiCORE IP XAUI v9.1 and v9.1 rev1 - Release Notes and Known Issues for ISE Design Suite 11.3 and 11.5 N/A N/A
AR# 24678
日期 05/21/2014
状态 Archive
Type 综合文章
的页面