We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2495

3.x FPGA Express - No MUX_OP is inferred for the case. (HDL-380)


Keywords: FPGA Express, Synopsys, MUX_OP, case, HDL-380, VHDL, Verilog

Urgency: Standard

General Description:
Beginning with FPGA Express 3.0, users may see a new warning when synthesizing
case statements:

Warning: No MUX_OP inferred for the case in routine state_machine line XX in file
'<filename>.vhd' because it might lose the benefit of resource sharing. (HDL-380)


This warning is simply information about the synthesis of the design. FPGA Express
has seen that, for the specified case statement, inference of a mux would be less
optimal than the combinatorial logic that it infers; this is because a mux would prohibit
FPGA Express from investigating operator sharing for that case statement.

This warning can be safely ignored.

Furthermore, the environment variable listed in the extended Help does not apply to
the FPGA Express product, so do not attempt to set this variable.

For more information about MUX_OPs, please refer to (Xilinx Solution 11331).
AR# 2495
日期 08/11/2003
状态 Archive
Type 综合文章