We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 270

7318/7336 inverted input in UIM causes warning 205


When compiling a design for 7318/36, FITEQN gives the following warning

es205:[Warning]The partitioner cannot place node 'D' in the uim
because of polarity restrictions on the following input(s):
Node 'D' will be placed in a macrocell instead.
Additional time delay introduced.


The XC7318 and XC7336 do not have inversion capability on input pins (i.e.,
they cannot invert input signals as they enter the chip).

If an equation is declared as a NODE (UIM), and the equation contains inverted
input pin signals, this warning will be issued and the node will not be placed
in the UIM.

Do not declare UIM nodes that contain inverted input pin signals in XC7318
and XC7336 designs.
AR# 270
创建日期 08/31/2007
Last Updated 10/01/2008
状态 Archive
Type 综合文章