We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2782

M1.3.7, M1.4.12 LOGIBLOX - RLOC_orgin properties attached to LogiBLOX ADD/SUB modules are ignored by Place and Route tools.


Keywords: LogiBLOX, rloc_orgin, RLOC, ignored, RPM, adder, subtractor, PAR, h_set

Urgency: Standard

General Description:
The rloc_orgin attribute assigned to adders or subtractors created by LogiBLOX are ignored by the M1 Place and
Route tools.

The reason for this is that LogiBLOX does not create RPMs
when it generates adder and subtractor modules in the M1.3
and M1.4 releases. In these two releases, RLOCs are only used
to constrain logic into CLBs with carry logic. There are no
H_SET constraints generated to group the CLBs into RPMs
(Relationally Placed Macros). Since the modules are not
RPM'ed, RLOC_ORIGIN properties attached to these modules do
not work.

The M1 tools ignore the RLOC_ORIGIN constraint
without giving any warning or error messages.

You can verify that this is the case by viewing the placement
of the placed and routed design in the EPIC editor.

In the M1.5 release, adders and subtractors have been RPM'ed
(H_SET properties have been added to the modules) to correct
this problem.

Reference #: 102618



A work-around for this problem is to manually add
RLOC constraints to all the CLBs making up the adder or
subtractor, as well as attaching the same H_SET attribute
to them. This can be done in the .PCF physical constraints

The CLB names are for all the components in a given
adder/subtractor can be determined by looking for all
component units having the same prefix in their names.


The preferred solution is to regenerate the adder or
subtractor using the M1.5 version of LogiBLOX, as this
version of LogiBLOX will generate RPM's for types of modules.
AR# 2782
日期 02/08/2001
状态 Archive
Type ??????