We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!


AR# 2953

JTAG - Latched instruction in the Test-Logic-Reset state of XC4K/XC5K/XC9K parts


General Description: Which instruction gets latched into the XILINX

XC4K/XC5K/XC9K devices when the part is in the Test-Logic-Reset state.


According to IEEE 1149.1, the default instruction that gets latched into

a part in the Test-Logic-Reset state is the IDCODE instruction. If this

instruction is not supported, then the BYPASS instruction gets latched.

In the XC4000 and XC5200 family parts, IDCODE instruction is not supported

and hence the BYPASS instruction gets latched.

In the XC9500 family parts, the IDCODE instruction gets latched.

AR# 2953
日期 12/15/2012
状态 Active
Type 综合文章