UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3026

CPLD XC9500/XL/XV Family - When can I use internal pull-up resistors?

Description

When are the internal pull-ups in the IOB active, and when can I program them?

解决方案

The IOB of every XC9500 family device has a pull-up resistor attached to each I/O pin to prevent the pins from floating when the device is not in normal operation.

The resistor becomes active during device programming and system power-up. The resistor is also activated for an erased device. This includes both new devices and devices that have been programmed, then erased.

At all other times, the resistor is deactivated unless the user has specific the termination as pull up in the FIT properties box, this will then be enabled for all inputs and Bi-Directional pins.

There is also a weak "Bus Hold" Present on the additional information can be found in the CPLD I/O User Guide under the "Half Latch" section.

For other common CPLD questions, please see the CPLD FAQ: (Xilinx Answer 24167).

AR# 3026
创建日期 08/21/2007
Last Updated 12/15/2012
状态 Active
Type 综合文章
器件
  • 9500
  • 9500XL IQ
  • 9500XL XA
  • More