UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

的页面

AR# 30558

10.1 Floorplan Editor - The bus constraints with Wild Card cannot be read from UCF

Description

If there are wild cards used to define IOStandards for a bus: 

 

NET "cntrl0_QDR_D[*]" IOSTANDARD = HSTL_I_18; 

 

Constraint is not displayed in the DOL. 

 

When is this going to be fixed?

解决方案

This is a known issue and is scheduled to be fixed in the next major release.

AR# 30558
日期 05/22/2014
状态 Archive
Type 综合文章