We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 316

5.2 Xsimmake - Error message says to run functional simulation


If your design contains any Xilinx ABEL, X-BLOX, or MemGen blocks, you have to run XSimMake with the functional flow before running XSimmake with the timing flow, if your design contains any Xilinx ABEL, X-BLOX, or MemGen blocks.


The functional flow does a lot of preliminary work that is required for the timing flow. For Viewlogic, it creates both a simulation schematic and a functional VSM file that is necessary for timing simulation.

If you do not have any of these special blocks in your design, then you can just create a VSM file from the schematic. The restriction is that you must have in the current directory all the files needed to create the functional VSM file.

AR# 316
日期 03/22/2000
状态 Archive
Type ??????